



Figure 2. Block diagram of hybrid encoder system.